MC68020 Free run test board

MC68020 Free Run

MC68020 Free Run

This is how it looks after assembling the Free Run MC68020.
As can be seen the address lines have been broken out, as some other signals as well.

Now let the experiment start!

DSACK1 and DSACK1 Grounded

According to the MC68020 manual, DSACK1 and DSACK0 determine the size of the bus.

This is visible when connecting a logic analyzer to a few of the signals.

long word access

As described in the manual OCS and ECS get asserted when a cylce starts. The CPU requests a long word as indicated by the SIZ0/1 that it expects 4 bytes. A1 and A0 are both negated. DSACK1 and DSACK0 are asserted and the read cycle terminates in 3 cycles. (No wait states). An additional 2 cycles are needed to actually execute the instruction

One Response to MC68020 Free run test board

  1. Pingback: MC68020 Project | avics

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s